

COMMONWEALTH of AUSTRALIA
PATENTS ACT 1952

PROVISIONAL SPECIFICATION

for an invention entitled:

AN APPARATUS FOR USE IN PRODUCING A TIMETABLE

This invention is described in the following statement:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38

AN APPARATUS FOR USE IN PRODUCING A TIMETABLE

The present invention relates to an apparatus for use in producing a timetable.

The production of a timetable for such matters as classes, lectures or airline flights is an arduous task which needs to be completed without allocating people or resources more than once to a given time period within the timetable. There are also invariably a number of other constraints which need to be met, such as ensuring a particular class or flight occurs a minimum number of times within the timetable and ensuring teacher or pilot allocation limits are not exceeded. A timetable is normally set to cover a given length of time, such as a week or month, and is repeated when the length of time expires.

Timetables are normally established manually by a person who, having been assigned the task, first establishes the requirements which the timetable needs to meet. For example, a weekly school timetable may require a year 7 class to be taught English seven times a week, physical education two times a week, etc. The situation becomes complex, however, when students are members of different classes depending on subjects being taught, there are only a limited number of rooms available, established teacher workload criterias need to be met, and certain subjects require contiguous multiple periods to be allocated thereto. A satisfactory solution also requires the timetable to include no clashes, such as a period of the timetable having a teacher, class, or room allocated more than once to that period. After an initial timetable has been drawn up which satisfies all of the requirements and constraints, the timetable needs to be rearranged to remove all of the clashes. In some cases, depending on the requirements and constraints involved, a no clash solution appears impossible

1 to achieve.

2

3 Software packages are available to assist a scheduler
4 who has been assigned the task of establishing a timetable,
5 however, the packages require substantial input from the
6 scheduler. One package only provides an indication of where
7 clashes occur in a timetable produced by the scheduler and
8 another package is only able to construct a timetable after
9 is it provided with blocks of classes which must be taught
10 concurrently.

11

12 An object of the present invention is to provide an
13 apparatus which is able to produce satisfactory timetable
14 solutions with a minimal amount of human input.

15

16 In accordance with the present invention there is
17 provided an apparatus for use in producing a timetable which
18 allocates elements, such as people, resources and periods,
19 to units of the timetable, said periods being within a
20 predetermined length of time of said timetable, said
21 apparatus comprising:

22 first means for storing timetable signals
23 representative of an initial timetable with said units
24 having preselected elements;

25 means for accessing one of said units in said first
26 storing means and selecting an element of the accessed unit
27 and a change for the selected element;

28 second means for storing cost signals for respective
29 elements, said cost signals being representative of whether
30 the elements satisfy predetermined element criteria, said
31 second means being responsive to said accessing means and
32 said first means to access said cost signals for respective
33 elements in parallel, and generate respective change in cost
34 signals representative of the effect of said change on said
35 timetable; and

36 means responsive to said change in cost signals for
37 determining whether to accept said change and if said change

38

1 is accepted, for accessing said first means to alter said
2 timetable signals to effect said change.

3

4 Preferably said second means stores said cost signals
5 in duplicate for said respective elements and said second
6 means accesses said duplicate cost signals, in parallel, to
7 generate first change in cost signals representative of
8 deleting said selected element and second change in cost
9 signals representative of inserting said change.

10

11 Preferably an element signal representative of the
12 value of said selected element and a change signal
13 representative of the value of said change, are used to
14 access said duplicate cost signals, respectively, for the
15 remaining elements of said accessed unit to generate said
16 change in cost signals.

17

18 Preferably said selected element signal and a further
19 element signal representative of the value of a further
20 element of said accessed unit are used to access one set of
21 said duplicate cost signals for the further element to
22 generate said first change in cost signals and the other set
23 of said duplicate cost signals for the further element are
24 accessed by said change signal and said further element
25 signal to generate said second change in cost signals.

26

27 Preferably said determining means derives a total cost
28 change value from said change in cost signals and if said
29 total cost change value is less than a predetermined level
30 causes said change to be accepted. Preferably said
31 determining means further includes means for applying an
32 annealing algorithm to said total cost change signals if
33 said total cost change signals are greater than said
34 predetermined level, to determine whether to accept said
35 change.

36

37 Preferably said total cost change value may be derived

38

1 from a plurality of change in cost signals generated after
2 accessing a plurality of said units and selecting a
3 plurality of changes for said selected element.

4

5 Preferably said predetermined criteria includes people
6 and resources are not to be allocated more than once to one
7 of said periods.

8

9 A preferred embodiment of the present invention will
10 hereinafter be described, by way of example only, with
11 reference to the accompanying drawings, wherein:

12 Figure 1 is a block diagram of an apparatus for use in
13 establishing a timetable;

14 Figure 2 is a flow diagram illustrating the state
15 transitions of a finite state machine of the apparatus; and

16 Figures 3 to 9 are detailed circuit diagrams of the
17 circuitry of the apparatus.

18

19 An apparatus 2 for use in producing a timetable, as
20 shown in Figure 1 includes a timetable memory circuit 4, a
21 clash array circuit 6, a cost computation circuit 8, an
22 access circuit 10, a control circuit 12 and a pc (personal
23 computer) interface 14. The circuits of the apparatus 4 are
24 mounted on a pc circuit board which is connectable to a
25 standard IBM pc bus via the interface 14. Once connected to
26 the bus, the host computer is able to read and write data to
27 and from memory elements of the memory circuit 4 and the
28 array circuit 6. The control circuit 12 is implemented by a
29 dedicated finite state machine and controls the transfer of
30 data between the remaining circuits of the apparatus 2.
31 Control lines and connections between the control circuit 12
32 and the pc interface 14 and the remaining circuits 4, 6, 8
33 and 10 are omitted for clarity.

34

35 The timetable memory circuit 4 is adapted to store an
36 array of records 16 which represent a required timetable.
37 The timetable may be for an educational institution, such as

38

1 a school or university or for an organisation, such as an
2 airline, which needs to allocate its personnel and resources
3 to a repetitive schedule. The timetable may be for any
4 given length of time, such as a week or month or yearly
5 quarter. A record 16 of the memory circuit 4 includes a
6 plurality of fields 18 which each represent an element of a
7 unit of the timetable. For a class or lecture, the elements
8 includes a teacher, a class number and a period, whereas for
9 an airline, the elements may include flight crew, service
10 crew, and flight number. The apparatus 2 illustrated in
11 Figure 1 has been implemented specifically for producing a
12 timetable for an educational institution, such as a school,
13 and the remainder of the description is directed to
14 production of a school timetable. It will be apparent,
15 however, that the apparatus 2 can be simply modified to
16 enable generation of timetables for other organisations.

17

18 An initial timetable is stored in the timetable memory
19 circuit 4 and the units are stored as records 16 and each
20 include the following fields 18:

21

22 1. A teacher field 20 which includes a number
23 representative of a particular teacher.

24

25 2. A class field 22 which includes a number
26 representative of a particular class. Although most of
27 the students belonging to a class do not belong to
28 another class, a student may belong to more than one
29 class and those classes are considered to clash, if
30 allocated to the same period, as discussed hereinafter.

31

32 3. A period field 24 which includes a period number.
33 The timetable stored in the circuit 4 is a weekly
34 timetable and the periods are hourly, 50 minute or 45
35 minute, etc. time slots within the week during which a
36 particular class is conducted. The periods are
37 allocated a number between 0 to 127. If a day is only
38

1 to include 6 periods, 8 or 16 period numbers are
2 allocated to Monday but only period numbers 1 to 6 are
3 considered relevant and the remaining period numbers 7
4 to 16 say, are ignored. Similarly for Tuesday, only
5 period numbers 17 to 22 are considered relevant and the
6 remaining period numbers 23 to 32 are ignored. This
7 provides flexibility with respect to the allocation of
8 periods and removes the requirement for a division unit
9 as modulus operations can be performed on the period
10 numbers to determine which day they relate to instead of
11 performing a division operation on the numbers.

12

13 4. A room field 26 which includes a number
14 representative of a particular room in which a class is
15 to be conducted.

16

17 5. A subject field 28 which represents a particular
18 subject to be taught to the class, such as Maths or
19 English.

20

21 6. A class group field 30 which indicates to which
22 class group the class represented by field 22 belongs
23 to.

24

25 7. A teacher group field 32 which indicates the
26 teacher group which the teacher represented by field 20
27 belongs to.

28

29 8. A preference field 34 which includes a memory
30 pointer to a list including a preferred period number or
31 numbers to which a respective unit may be allocated.

32

33 9. A multiple period pointer field 36 which includes
34 an address for accessing a partner location memory 40 of
35 the memory circuit 4. The partner location memory 40
36 provides the period number of the unit with which the
37 access unit is to form a multiple period. Multiple
38

1 periods relate to two units which are allocated or need
2 to be allocated to consecutive periods.

3

4 10. A multiple period flag field 38 which is set when
5 the respective unit is a part of a multiple period.

6

7 11. A general flag field 40 which includes flags
8 indicating a number of specific features of the
9 respective unit, such as whether the end of the
10 timetable has been reached, whether the current unit is
11 part of a collection of linked units, whether the unit
12 relates to the end of a teacher chain.

13

14 12. A chain field 42 which includes a pointer to the
15 address of the next record 16 in the circuit 4 for which
16 a teacher change is to be evaluated. The field is not
17 employed if only period changes are evaluated.

18

19 For the initial timetable stored in the timetable
20 memory circuit 4, all of the units include classes,
21 teachers, rooms and subjects allocated as desired, including
22 multiple periods, however, whether units clash or not with
23 one another is disregarded. A basic clash occurs when an
24 element of a unit is allocated more than once to the same
25 period. For example, a class clash occurs if two units
26 include class 1 in their respective class fields 22 and the
27 units are both allocated to period number 1 in their
28 respective period fields 24, notwithstanding that the room
29 and teacher allocations may be different. An objective cost
30 function can be evaluated for a timetable to represent the
31 number of clashes which occur in a timetable. An acceptable
32 timetable is one having a cost of zero, i.e. no clashes, and
33 the function of the apparatus 2 is to minimise the cost of
34 the timetable stored in the circuit 4.

35

36 The access circuit 10 proposes changes to the units of
37 the timetable stored in the circuit 4 and the clash array

38

1 circuit 6 evaluates, in parallel, the effect of a proposed
2 change on all of the elements of an accessed unit and
3 generates change in cost signals which represent the cost
4 change as a result of the proposed element change. The
5 change in cost (Δc) data is processed by the cost
6 computation circuit 8 to determine whether to accept or
7 reject the element change. If the element change is
8 accepted, the corresponding record 16 in the memory circuit
9 4 is altered.

10

11 The access circuit 10 of the apparatus 2 is configured
12 to propose random changes to either the period field 24 or
13 the teacher field 20 of records 16 accessed by and outputted
14 from the memory circuit 4. The memory circuit 4, under
15 control of the control circuit 12, accesses records 16
16 sequentially during a period swap routine or according to a
17 teacher chain during a teacher swap routine. The access
18 circuit 10 includes a random number generator 50, a modulus
19 memory circuit 52, a class clash list circuit 54 and two
20 crossbar switches 56 and 58 which are all controlled by the
21 control circuit 12. The control circuit 12, as shown in
22 Figure 2, is initially in a idle state 100 and enters a
23 single cycle wait state 102 after receiving signals
24 instructing the apparatus 2 to begin execution of a swap
25 routine. At state 102, the control circuit 12 examines
26 status registers to determine whether the user wishes to run
27 a teacher or a period swap routine. If period changes are
28 to be performed, the circuit 12 proceeds to state 104
29 otherwise it proceeds to state 106, as shown in Figure 2.
30 At both states 104 and 106, the control circuit 12 accesses
31 the first records 16 in the memory circuit 4 and the
32 contents of all of the fields, except the chain and flag
33 fields 38, 41 and 42 and the teacher group field 32 are
34 outputted in parallel to the clash array circuit 6.

35

36 Simultaneously, the random number generator 50 outputs
37 a random number signal on line 60 which causes the modulus
38

1 memory circuit 52 to output a random teacher or period
2 number on line 62. The random teacher or period number is
3 used as a proposed teacher or period change for the accessed
4 element. The modulus memory 52 is divided into two halves,
5 one including valid period numbers and the other including
6 valid teacher numbers. The control circuit 12 ensures the
7 correct half is accessed depending on whether a teacher or
8 period swap is to be performed. The modulus memory 52
9 ensures the number outputted on line 62 represents a valid
10 teacher or period change in response to the number outputted
11 by the random number generator 50. The modulus memory 52
12 receives the contents of the teacher group field 32 for the
13 accessed unit so that only teacher numbers which form part
14 of the group indicated by the field 32 are outputted on line
15 62. Selection of a teacher change occurs during state 108
16 of the circuit 12, which follows state 106.

17

18 The clash array circuit 6 includes a plurality of array
19 circuits 70, which are memory circuits arranged so as to be
20 accessed in parallel by, in most cases, a respective field
21 18 of an accessed record 16 and a teacher or period change
22 outputted on line 62. The address lines of the array memory
23 circuits 70 are connected to respective output lines 72 of
24 the timetable memory circuit 4 and to at least one of the
25 outputs of the crossbar switches 56 and 58. The contents of
26 the fields 22, 26, 28, 30, 34 and 36 of the currently
27 accessed unit are placed on the outputs line 72. As well as
28 the selected change outputted on line 62, the contents of
29 the teacher field 20 is inputted to the first crossbar
30 switch 56 and the contents of the period field 24 of the
31 accessed unit is inputted to the second crossbar switch 58.
32 The teacher crossbar switch 56 connected to the teacher
33 field output line 74 has an upper and lower output line 76
34 and 78, respectively, and the period crossbar switch 58 also
35 has upper and lower output lines 80 and 82, respectively.
36 The upper and lower lines of the crossbar switches 56 and 58
37 respectively receive the accessed field 20, 24 and the
38

1 selected change placed on line 62, or visa versa, depending
2 on the state of the switches 56 and 58.

3

4 It will be apparent that the lines referred to in the
5 present specification may comprise a serial data line or a
6 parallel data bus, as desired.

7

8 The array circuits 70 store data which enables cost and
9 requirement evaluations to be made with respect to the
10 effect the selected or proposed change will have on
11 respective elements of the accessed unit. An array circuit
12 70 may enable an evaluation to be made with respect to a
13 period change or a teacher change or both. For most of the
14 elements of the units stored in the timetable memory circuit
15 4, a first memory circuit is provided to enable the
16 evaluation of the effect of changing or moving the element
17 from its present status and another memory circuit is
18 provided for enabling the evaluation of the effect of
19 changing or moving the element to the proposed new status,
20 as selected by the output 62 of the modulus memory 52. The
21 data lines of the array memory circuits 70 are, in most
22 cases, connected to respective arithmetic units, such as an
23 increment/decrement unit 84 and/or a subtractor 86. The
24 increment/decrement units 84 are used to effect the proposed
25 changes or moves for the respective elements of a memory
26 circuit 70 and to perform other changes in accordance with a
27 swap routine of the control circuit 12. The
28 increment/decrement units 84 also pass change in cost data
29 determined from the respective memory circuits 70 onto a
30 cost bus 88 of the array circuit 6. The subtractors 86, as
31 is explained hereinafter, have outputs which pass change in
32 cost data to a change in cost (Δc) bus 90. The buses 88 and
33 90 are connected to the cost computation circuit 8. Initial
34 data for the array circuits 70 is stored when the initial
35 timetable is entered.

36

37 For analysing the school timetable stored in the memory

38

1 circuit 4 with records 16 having the fields 18 described
2 previously, the clash array circuit 6 includes the following
3 array circuits 70.

4
5 A Class From memory circuit 92 includes records of how
6 many times a particular class is allocated to a period. The
7 memory locations of the circuit 92 are accessible by a class
8 number from the field 22 of the accessed unit and a period
9 number from the lower output line 82 of the crossbar switch
10 58. Each location stores the number of times the accessing
11 class number has been allocated to the accessed period
12 number. A Class To memory circuit 94 is the same as the
13 Class From circuit 92 and has the same content as the From
14 circuit 92 when the control circuit 12 is in state 104, as
15 shown in Figure 2, at the beginning of a period swap
16 routine. The Class To circuit 94, however, has address
17 lines connected to the upper line 80 of the period crossbar
18 switch 58 instead of the lower line 82. At state 104, the
19 period crossbar switch 58 is set so the contents of the
20 period field 24 is outputted to the lower line 82 and the
21 selected period change is outputted to the upper line 80.
22 The contents of the class field 22 is outputted on line 91
23 to the class circuits 92 and 94 which are read when the
24 control circuit 12 enters state 110 following state 104.
25 The number of times the accessing class has been allocated
26 to the accessing current period stored in field 24 is
27 outputted from the Class From circuit 92 and is decremented
28 by the increment/decrement unit 84 connected thereto so as
29 to provide a value which represents the decreased allocation
30 which would occur if the accessing class is moved from that
31 period. The new allocation is evaluated at the
32 increment/decrement unit 84 to determine whether moving the
33 class from the accessing period would involve a cost saving
34 or not. A cost saving is only incurred if the class
35 allocation to the accessing period is decreased from 2 to 1.
36 The output line from the increment/decrement unit 84 to the
37 cost bus 88 provides a signal which indicates whether a cost
38

1 saving or not would occur as a result of moving the
2 accessing class from the accessing period. During the
3 succeeding state 112 of the control circuit 12 the result of
4 the decrement operation is written to the accessed location
5 in the Class From circuit 92.

6
7 The simultaneous operations performed using the Class
8 To circuit 94 are similar, except as the accessing period is
9 the proposed change outputted by the modulus memory 52, the
10 contents of the accessed location is incremented to reflect
11 the increased allocation if the accessing class is allocated
12 to the accessing period, by virtue of the proposed change.
13 The value of the increased allocation is then examined by
14 the increment/decrement unit 84 to determine whether it
15 represents a cost increase or not, and a signal
16 representative of the evaluation is outputted to the cost
17 bus 88. A cost increase occurs whenever the value of the
18 accessed location is increased beyond 1, i.e. a cost
19 increase does not occur if the value only increases from 0
20 to 1.

21
22 The Class From and Class To circuits 92 and 94,
23 together with the corresponding arithmetic units 84, enable
24 the generation of signals, in parallel, which represent the
25 change in cost which will occur if the class of an accessed
26 unit is moved from its presently allocated period, and the
27 change in cost involved in moving the class to the proposed
28 period change. The circuits 92 and 94 and the units 84
29 store and provide class clash information or cost data which
30 can be used in deciding whether to accept the proposed
31 period change.

32
33 Similar circuits with respective increment/decrement
34 units 84 are provided for the evaluation of the effect of
35 the proposed change on teacher clashes and room clashes,
36 being a Teacher From memory circuit 200, a Teacher To memory
37 circuit 202, a Room From memory circuit 204 and a Room To
38

1 memory circuit 206. The From circuits 200 and 204 have
2 address lines connected to the lower output line 82 of the
3 period crossbar switch 58 and the To circuits 202 and 206
4 have address lines connected to the upper output line 80 of
5 the period crossbar switch 58. The Room circuits 204 and
6 206 also have address lines connected to a room line 208 on
7 which the contents of the room field 26 of the accessed unit
8 is placed. The Room circuits 204 and 206 include memory
9 locations which record the number of times a room is
10 allocated to a particular period. The Teacher From circuit
11 200 also has address lines connected to the lower output
12 line 78 of the teacher crossbar switch 56 and the Teacher To
13 circuit 202 has address lines connected to the upper output
14 line 76 of the teacher crossbar switch 56. When a period
15 swap routine is being performed the teacher crossbar switch
16 56 outputs the contents of the teacher field 20 of the
17 accessed unit to both output lines 76 and 78. When a
18 teacher swap routine is being executed, and the control
19 circuit 12 is in a state 114 corresponding to state 110 of
20 the period swap routine, the period crossbar switch 58 is
21 set so the upper lines 80 and 82 both receive the contents
22 of the period field 24, and the teacher crossbar switch 56
23 is set to output the teacher field 20 and the proposed
24 teacher change on the upper and lower output lines 76 and
25 78, respectively. The Teacher circuits 200 and 202 both
26 include memory locations which record the number of times a
27 teacher has been allocated to a particular period. The
28 outputs from the From and To circuits 200 to 206 to the cost
29 bus 88 also represent cost savings and increases as for the
30 Class From circuit 92 and Class To circuit.

31

32 A Day Class Subject From memory circuit 210, a Day
33 Class Subject To memory circuit 212, a Day Teacher From
34 memory circuit 214 and a Day Teacher To memory circuit 216
35 are provided to evaluate the effect a proposed period change
36 has on acceptable limits for the number of times a class may
37 take a subject in a day and the number of times a teacher
38

1 may teach in a day, respectively. The From circuits 210 and
2 214 have address lines connected to the lower output line 82
3 of the period crossbar switch 58 and the To circuits 212 and
4 216 have address lines connected to the upper output line
5 80, as is the case for the Class From and Class To circuits
6 92 and 94. The circuits 210 to 216 include respective
7 increment/decrement units 84 with the accessed contents of
8 the From circuits 210 and 214 being decremented during state
9 110 and the accessed contents of the To circuits 212 and 216
10 being incremented during state 110. The Day Class Subject
11 circuits 210 and 212 also have address lines connected to
12 the class field output line 91 and the output line 218 which
13 receives the contents of the subject field 28 of the
14 accessed unit. The memory locations of the Day Class
15 Subject circuits 210 and 212 store records of the number of
16 times the accessing class is taught the accessing subject on
17 the day of the accessing period number. Both of the outputs
18 from the increment/decrement units 84 of the circuits 210
19 and 212 are two bit lines which enable signals to be
20 outputted to the cost bus 88 which are representative of
21 three or four conditions, instead of two conditions as
22 discussed previously. Therefore, the proposed changes to
23 the accessed allocations of the circuits 210 and 212 may be
24 represented as satisfactory, not satisfactory, or highly
25 satisfactory to the cost bus 88. The Day Teacher circuits
26 214 and 216 also have address lines connected to the lower
27 output line 78 and the upper output line 76, respectively,
28 of the teacher crossbar switch 56, and record the number of
29 times an accessing teacher has been allocated to teach on
30 the day of the accessing period number. The output lines
31 to the cost bus 82 from the respective increment/decrement
32 unit 84 of the circuits 214 and 216 may also be two bit
33 lines.

34

35 Further circuits which relate to monitoring the effect
36 on teacher allocations are a Class Group Teacher From
37 circuit 220, a Class Group Teacher To circuit 222, a Teacher
38

1 From circuit 224, and a Teacher To circuit 226, which each
2 include respective increment/decrement units 84. The
3 circuits 220 to 226 are not used during period swap routines
4 but are only used during teacher swap routines when they are
5 accessed during state 114. The From circuits 220 and 224
6 have address lines connected to the lower output lines 78 of
7 the teacher crossbar switch 56 and the To circuits 222 and
8 226 have address lines connected to the upper outlet line of
9 the teacher crossbar switch 56. The Class Group circuits
10 220 and 222 also have address lines connected to the output
11 line 228 which receives the contents of the Class Group
12 field 30 of the accessed unit. The Class Group circuits 220
13 and 222 record the number of times an accessing teacher
14 teaches an accessing class group number and again the output
15 from the respective increment/decrement units 84 may be a
16 two bit line to reflect how the proposed change relates to
17 acceptable limits for allocation of teachers to class
18 groups. The Teacher Allocation circuits 224 and 226 merely
19 record the number of times an accessing teacher has been
20 allocated to classes over the period of time covered by the
21 timetable. The circuits 224 and 226 therefore present data
22 to the cost bus 88 via one or two bit lines, which represent
23 the effect on teacher allocation limits in deleting one
24 teacher and inserting another teacher, respectively.

25

26 Array circuits 70 which do not include
27 increment/decrement units 84 are a Preference From To memory
28 circuit 230, a Multiple Period From circuit 232 and a
29 Multiple Period To circuit 234. The Preference From To
30 circuit has address lines connected to both the upper and
31 lower output lines 80 and 82 of the period crossbar switch
32 58, and to a preference output line 236 which receives the
33 contents of the preference field 34 of the accessed unit
34 from the timetable memory circuit 4. The Preference From To
35 circuit 230 stores a preference list of preference values
36 and is accessible by the pointer stored in the preference
37 field 34. The preference values each represent the cost of
38

1 having the accessed unit allocated to a respective period,
2 which depends on whether the period is preferred or not. A
3 unit may have more than one preferred period. The circuit
4 230 outputs the preference value for the accessing current
5 period, and the preference value for the accessing proposed
6 new period. The two values are outputted to a subtractor
7 circuit 86, which outputs a signal representative of the
8 difference between the values to the change in cost bus 90
9 which indicates whether the current period or the proposed
10 new period is closer to or at a preferred period location.
11 The signal outputted to the change in cost bus is either
12 high or low depending on whether the difference evaluated by
13 the subtractor 86 is negative, or greater than or equal to
14 zero.

15

16 The multiple period circuits 232 and 234 are addressed
17 by the period numbers placed on the upper and lower output
18 lines 80 and 82, respectively, of the period crossbar switch
19 58. Circuits 232 and 234 are also addressed by the period
20 number of the multiple period partner which is outputted on
21 output line 238 of the partner location memory 40 described
22 previously. Both circuits 232 and 234 produce an output
23 signal which is placed on the cost bus 88 and the signal of
24 circuit 232 provides an indication as to whether changing
25 the current period breaks a multiple period grouping or not
26 and the signal of circuit 234 represents whether making the
27 proposed period change on the output line 80 creates a
28 multiple period grouping or not.

29

30 During state 112 the change in cost signals placed on
31 the cost bus 88 are inputted to a cost table circuit 240 of
32 the cost computation circuit 8. The cost table circuit 240
33 applies appropriate weighting to the inputted signals to
34 generate a weighted change in cost signal which is placed on
35 the change in cost bus 90, which in turn, is connected to
36 the input of an adder circuit 242 of the cost computation
37 circuit 8. The cost table circuit 240 is preferably a
38

1 memory circuit which is addressed by the state of the cost
2 bus 88. The change in cost data which is placed on the
3 change in cost bus 90 and inputted to the adder 242
4 represents the change in cost which will occur if the
5 proposed period or teacher change selected by the modulus
6 memory 52 is accepted.

7
8 As units of the stored timetable may be moved or
9 changed in blocks of units, units may be linked so that
10 after change in cost data for an accessed unit is supplied
11 to the adder 242, the control circuit 12 re-enters state 104
12 from state 112 via path 116. The previously determined
13 change in cost data is temporarily stored, as described
14 hereinafter, and submitted to the other input 244 of the
15 adder 242 so as to be summed with the next change in cost
16 data determined for the succeeding linked unit. The adder
17 242 therefore outputs total change in cost data for the
18 linked units. A similar execution path for the teacher swap
19 routine, wherein after the clash array is written to during
20 state 118, corresponding to state 112, the next unit in the
21 teacher change chain, according to the chain field 42, is
22 accessed during state 120 and the control circuit 12 re-
23 enters state 114.

24
25 The effect a period change of a class has on classes
26 which clash with the current class of the accessed unit also
27 needs to be examined in evaluating the total change in cost,
28 and the class clash list circuit 54 has been included for
29 this purpose, together with a subtractor 86 connected to the
30 data lines of the Class From circuit 92 and the Class To
31 circuit 94. If the current class of the accessed unit
32 clashes with one or more other classes, as indicated by the
33 flags field 41, during state 112 the class clash list
34 circuit 54 uses the current class number from the output
35 line 91 to address the clash list stored therein. Then,
36 during a state 122, the circuit 54 outputs a clashing class
37 number to the Class From and Class To circuits 92 and 94.
38

1 The class circuits 92 and 94 are addressed on the basis of
2 the clashing class, instead of the current class, and the
3 outputs of the circuits are passed to the two inputs of a
4 subtractor 86. The total class cost for a given period is
5 the sum of the products of the number of times the class
6 occurs in the period and the number of times the clashing
7 classes occurs in the period. For example, if C1 clashes
8 with C2 and C3, then the cost will be $\#C1 * \#C2 + \#C1 * \#C3$,
9 where # represents number of occurrences in a period.
10 Therefore change in cost data for a clashing class is
11 obtained by summing the differences between values
12 representative of the number of times a clashing class has
13 been allocated to the current period from the number of
14 times the clashing class is allocated at the proposed
15 period. These values are represented by the respective
16 signals inputted to the subtractor 86, which during state
17 122 outputs change in cost data to the change in cost bus 90
18 for input to the adder 242 so as to update the total change
19 in cost value. The next clashing class is read during state
20 124 following state 122. The operation is performed for
21 each clashing class via a return path 128 until the clash
22 list is exhausted, signified by a null class value (0).
23 When completed, and no linked units exist, the state of the
24 control circuit 12 proceeds to a decision point 130. A
25 similar decision point 132 occurs in the teacher swap
26 routine.

27

28 At decision points 130 and 132, the control circuit 12
29 examines the total cost change value outputted from a
30 temporary store circuit 246 connected to the output of the
31 adder 242. If the total cost change is less than zero,
32 indicating a decrease in cost, the proposed change is
33 accepted forthwith and operation of the control circuit 12
34 and apparatus 2 proceeds in accordance with an accept path
35 134. If the total cost change is greater than or equal to
36 zero, the cost computation circuit 8 executes an annealing
37 algorithm, at state 136, to determine whether to accept or
38

1 reject the proposed change outputted by the modulus memory
2 52. If the change is accepted, operation of the control
3 circuit 12 proceeds in accordance with the accept path 134,
4 otherwise operation proceeds in accordance with a reject
5 path 136.

6
7 The annealing algorithm is an optimisation technique
8 which is based on the theory associated with the cooling of
9 a collection of vibrating atoms. When the atoms are at a
10 high temperature they are free to move around and tend to
11 move with random displacements. However, as an atomic mass
12 cools, interparticle bonds force the atoms together. When
13 the mass is cool, no movement is possible, and the
14 configuration is set. If the mass is cooled quickly, the
15 chance of obtaining an optimum solution, or configuration,
16 is lower than if the mass is cooled slowly, or annealed. At
17 any given temperature, a new configuration of atoms is
18 accepted if the system energy for the mass is lowered. For
19 annealing, if the energy is higher the configuration may
20 also be accepted if the probability of such an energy
21 increase is lower than that expected at the given
22 temperature. The probability is given by $P(\Delta E) = e^{-\Delta E/kT}$,
23 where k is Boltzmann's constant and Δ denotes "change in" as
24 normally represented by the Greek letter delta. The
25 acceptance criteria is based on the physics of annealing.

26
27 Optimisation problems can be considered as having to
28 configure or schedule a number of objects such that an
29 objective function is minimized. By replacing the vibrating
30 atoms with the objects, such as the elements of units in a
31 timetable, and the system energy with the value of the
32 objective function, such as the total cost of the timetable,
33 the annealing acceptance criteria can be applied to
34 optimisation problems. Applying the annealing algorithm to
35 the timetable problem of the apparatus 2, an initial
36 schedule is created by randomly scheduling the objects and
37 storing them in the timetable memory circuit 4, as described
38

1 previously, and an initial temperature is set. Randomly
2 suggested changes to the stored timetable are put forward
3 and a total change in cost evaluated, which is effectively
4 scaled by a temperature factor incorporated in an
5 Exponential Lookup memory circuit 248, and the change
6 accepted if the change in cost is negative, as discussed
7 previously. If the change in cost, however, is greater
8 than or equal to zero, the probability $P(\Delta c) = e^{-\Delta c/T}$,
9 where $\Delta c/T$ is the scaled total change in cost, is
10 evaluated. If the probability is greater than a randomly
11 selected value outputted by the random number generator on
12 line 60, the proposed change is accepted.

13

14 The temperature factor T is initially set so that
15 initially all cost increases are accepted, and the
16 temperature factor is gradually reduced by a predetermined
17 cooling Rate factor, after predetermined number of swap
18 routines are performed. The cooling rate is applied such
19 that $T_n = T_{n-1} \times R$, where $0 < R < 1$, and T is a real
20 number.

21

22 The advantage of the annealing algorithm over an
23 algorithm which always seek a better solution (hill climbing
24 algorithms), is that the annealing algorithm is less likely
25 to direct a solution to a local minima, which may not be the
26 optimum solution, simply because the annealing algorithm
27 allows the cost to increase as well as decrease, whilst
28 seeking a solution.

29

30 The probability $P(\Delta c)$ is evaluated in the Exponential
31 Lookup memory circuit 248 of the Cost Computation circuit 8.
32 The Exponential Lookup circuit 248 is addressed by the total
33 change in cost outputted by the temporary store circuit 246
34 and outputs a signal representative of the probability to a
35 comparator 250, which also receives the output of the random
36 number generator 50. The comparator 250 of the Cost
37 Computation circuit 8 outputs a signal, during state 136
38

1 which is received by the control circuit 12, on the basis of
2 which the control circuit 12 proceeds to the accept path 134
3 or the reject path 138. The output signal is representative
4 of whether the probability $P(\Delta c)$ exceeds the random value
5 outputted by the generator 50.

6
7 On the accept path 134, the apparatus 2 executes
8 operations to write the accepted change into the timetable
9 circuit 4 and to update the array circuits 70 accordingly.
10 The first accessed unit used to calculate the total change
11 in cost is first re-read during state 140 and the operations
12 used to place change in cost data on the cost bus 88 are re-
13 executed in state 142. However, this time, the state of the
14 period crossbar switch 58 is reversed so the From circuits
15 92, 200, 204, 210, 214 receive the accepted change and
16 increment the accessed location, in the same manner as the
17 operation performed previously for the corresponding To
18 circuits. The To circuits 94, 202, 206, 212 and 216 receive
19 the current period and decrement the assessed location, in
20 accordance with the operation which was previously performed
21 using the corresponding From circuit. The above operations
22 are performed so as to adjust the corresponding From and To
23 circuits so they contain the same data, in accordance with
24 the accepted change.

25
26 A similar accept path 144 and reject path 146 are
27 provided in the teacher swap routine, however, in this case,
28 when the timetable memory circuit 4 is re-read in state 148
29 of the accept path 146, the teacher crossbar switch 56 state
30 is reversed so as to swap the accessing teacher applied to
31 the teacher circuits 214, 216, 220, 222, 224 and 226.
32 Again, during a recompute cost state 150 in the accept path
33 144, the accessed records of the From circuits 214, 220 and
34 230 are incremented and the accessed contents of the To
35 circuits 216, 222, and 226 are decremented to render the
36 records of the corresponding From and To circuits the same.

37

38

1 The accept paths 134, and 144 are completed during
2 states 152 and 154 where the increments and decrements are
3 written to the appropriate array circuits 70 and the
4 proposed change is written to the accessed unit of the
5 timetable memory circuit 4.

6
7 The reject paths 138 and 146 include similar re-read
8 states 156, 158, recompute cost states 160 and 162, and
9 rewrite states 164 and 166 as the accept paths 134 and 144
10 and the same operations are performed as for the respective
11 accept paths 134 and 144, except the states of the crossbar
12 switches 56 and 58 are not altered. Therefore, during the
13 states of the reject paths 138 and 146, the operations
14 performed in the previous states 110 and 112, and 114 and
15 118, respectively are simply reversed as increment
16 operations are performed instead of decrement operations,
17 and vice versa, in the clash array circuit 6. Therefore,
18 the clash circuits 70 are simply adjusted so as to return
19 the circuits 70 to the status which existed before the swap
20 routine began. During the rewrite states 164, 166 no
21 alterations are made, of course, to the timetable memory
22 circuit 4.

23
24 The accept and reject paths 134, 138, 144 and 146 are
25 executed repetitively for all of the linked units used in
26 generating the total cost change evaluated at the decision
27 points 130, 132. When execution of the accept and reject
28 paths has been completed, if the end of the timetable has
29 not been reached for a period swap routine or the end of
30 the teacher chain for a teacher swap routine has not been
31 reached, then the next unit is accessed or the next unit in
32 the teacher chain is accessed and operation proceeds to
33 states 104 and 106, respectively. If the last record 16 in
34 the timetable memory circuit 4 has been processed, or the
35 end of the teacher chain has been reached, the control
36 circuit 12 and the apparatus 2 enters a state 168 where a
37 swap routine counter is decremented. The swap routine
38

1 counter is initially set to the number of routines which a
2 user wishes the apparatus 2 to execute before halting.
3 After the count has been decremented in state 168, the
4 control circuit proceeds to the idle state 100 and then
5 proceeds then to state 102 if the swap counter is not zero.
6 If, of course, the swap counter is zero, the control circuit
7 12 and the apparatus 2 remain in the idle state 100, where
8 the total cost of the timetable stored in the memory circuit
9 4 can be evaluated and displayed.

10

11 The operations performed by the apparatus 2 may be
12 executed by a sophisticated software routine but as computer
13 systems generally execute routines sequentially execution
14 of the operations, most of which the apparatus 2 executes in
15 parallel or simultaneously, involves a considerable amount
16 of time. A commercially available personal computer would
17 take approximately 2 to 3 weeks to execute the appropriate
18 routines to produce an acceptable timetable solution.
19 Instead, the apparatus 2 can be connected to the same
20 personal computer via the pc interface 14 and using the
21 apparatus 2, an acceptable solution can be obtained after a
22 reasonable period of time.

23

24 A detailed circuit diagram of the apparatus 2 is
25 provided in the accompanying Figures 3 to 9.

26

27 Many modifications will be apparent to those skilled in
28 the art without departing from the scope of the present
29 invention as hereinbefore described with reference to the
30 accompanying drawings.

31

32

33 DATED this 29th day of June, 1990.

34

35 COMMONWEALTH SCIENTIFIC AND INDUSTRIAL RESEARCH ORGANISATION

36 By its Patent Attorneys

37 DAVIES & COLLISON

38





FIG 1



Note: This is a simplified state transition chart.
 A number of optimisations have been omitted for clarity.

FIG. 2

dirNext_
dirNext_
leadNext








Figure 6



232, 23A



- Subject
- DistGroup
- Comp/IMP
- Sublabel
- PartName
- PartNo.
- PartIDOT
- PartName
- DistFrom
- DistTo
- DistCost
- DistType

4

